Go Back   StudyChaCha 2024 2025 > StudyChaCha Discussion Forum > Exams

  #2  
Old April 9th, 2013, 04:00 PM
Super Moderator
 
Join Date: Nov 2011
Default Re: Anna university Question Bank ECE Dept

as you are looking for the question paper for the ECE Department of anna university so here I am giving you the question paper of it ..

1. Determine whether an NMOS transistor with a threshold voltage of 0.7 V
is operating in the saturation region if V,, = 2 V and V,, = 3V.
2. Write down the equation for describing the channel length modulation
effect in NMOS transistors.
3. Write the expressions for the logical effort and parasitic delay of n input
NOR gc
4. Why dc ncrease the circuit delay?
5. Draw a pseuao NIVIU~inverter.
6. What are the advantages of differential flip flops?
7. State the objective of functionality test.
8. What are the test fixtures required to test a chip?
9. Write the Verilog module for an half adder.
10. What are the delay specifications available in Verilog HDL for modeling a
logic gate?

For the complete question paper I am attaching a PDF file with it ..
Attached Files Available for Download
File Type: pdf Anna university ECE question paper .pdf (521.6 KB, 83 views)
__________________
Answered By StudyChaCha Member
Reply With Quote
Reply




All times are GMT +6. The time now is 08:56 AM.


Powered by vBulletin® Version 3.8.11
Copyright ©2000 - 2024, vBulletin Solutions Inc.
Search Engine Friendly URLs by vBSEO 3.6.0 PL2

1 2 3 4 5 6 7 8