Go Back   2019-2020-2021 StudyChaCha > StudyChaCha Discussion Forum > General Topics




  #1  
Old May 7th, 2014, 06:59 PM
Super Moderator
 
Join Date: Dec 2011
Default

Will you please share the previous year question paper of Pune University for SE Information Technology - Digital Electronics & Logic Design Exam??

Here I am sharing the previous year question paper of Pune University for SE Information Technology - Digital Electronics & Logic Design Exam

Convert the following hexadecimal numbers into their equivalent octal
numbers and binary numbers.
(1) A72E (2) BD6.7 (3) 0.AF54 (4) DF (5) FF [10]

Q
a) Explain the standard TTL characteristics in detail [8]
b) Draw and explain the working of 2-input CMOS NOR gate. [8]
OR

Q
a) Why is it necessary to interface between TTL and CMOS? Draw and explain
the circuit arrangement of interfacing CMOS gate to number of TTL gates.
b) Explain with the help of circuit diagram 2-input TTL NAND gate with Totem Pole output driver [8]

Q.
a) Design and implement BCD to Excess-3 code converter using dual 4:1 multiplexers and some logic gates. [8]
b) Design 8-bit comparator using IC-7485 [8]

OR

Q
a) Design and implement BCD to Excess-3 code converter using required logic
gates. Show truth table K-maps and circuit diagram of your design [8]
b) Draw and explain 4-bit BCD subtractor using IC 7483. Explain the operation on BCD numbers: 5-7.










Rest of the Questions are attached in below file which is free of cost

Address:
University Of Pune
Ganeshkhind, Pune,
Maharashtra 411007 ‎
020 2560 1099 ‎

Map:

Attached Files Available for Download
File Type: zip Pune-University-SE-IT-Question-Paper.zip (1.92 MB, 39 views)

Last edited by Aakashd; June 28th, 2019 at 03:01 PM.
Reply With Quote Quick reply to this message
Other Discussions related to this topic
Thread
VTU Logic Design Lab Manual 3rd SEM
Mumbai University B.E in Electronics Engineering 5th Sem Digital Communication and Co
Centre for Electronics Design and Technology of India (CEDTI)
GTU ECE 3rd Sem Digital Logic Design Exam Previous Years Question Papers
JNTU, B.Tech In Computer Science and Engineering Digital Logic Design previous years
West Bengal University of Technology BCA, 1st Sem.,-Digital Electronics previous year
Centre for Electronics Design and Technology
Mumbai university BE CS 3rd Sem digital logic design and Application exam Paper
Sathyabama University BE Electronics & Instrumentation Engineering III Sem Digital Lo
Apply for MBA in Pune University in Information Technology
Cochin University IT 3rd Sem Digital Circuits and Logic Design Question Papers
Centre For Electronics Design and Technology of India
Centre of Electronics Design and Technology of India
Pune University Information Technology Syllabus
Gujarat Technological University, Computer Engineering, 3rd Sem, Digital Logic Design
GATE Questions on Digital Logic
Center for Electronics Design and Technology (CEDT)
Contact No of Centre for Electronics Design & Technology
Pune University BE Syllabus Information Technology
SE Information Technology Syllabus PUNE University






  #2  
Old February 25th, 2015, 04:13 PM
Unregistered
Guest
 
Default Re: Pune University SE Information Technology Digital Electronics & Logic Design

Will you please provide the Pune University SE Information Technology Digital Electronics & Logic Design exam question paper?
Reply With Quote Quick reply to this message
  #3  
Old February 25th, 2015, 04:17 PM
Super Moderator
 
Join Date: Nov 2011
Default Re: Pune University SE Information Technology Digital Electronics & Logic Design

Here I am providing the list of few questions of Pune University SE Information Technology Digital Electronics & Logic Design exam question paper which you are looking for .

1. (a) Do the required conversions for the following numbers : [6]
(i) (BF8)16 = (_____)10
(ii) (1000)10 = (_____)8
(iii) (377)8 = (_____)16.
(b) What are different ways of representing signed binary
numbers ? Explain with examples. [6]
(c) Solve the following equation using K map minimization technique.
Draw the diagram for the output : [6]
Z = f(A, B, C, D) = M(0, 1, 6, 7, 8, 9).

Or
2. (a) Perform the following operations : [8]
(i) (FFFF)16 – (10000)10 = (_____)10
(ii) (765)8 + (365)8 = (_____)16
(iii) (658)16 + (975)16 = (_____)16
(iv) (1011.101)2 = (_____)10.
(b) Solve the following equation using corresponding minimization
technique. Draw the diagram for the output : [6]
Z = f(A, B, C, D) = m(2, 4, 6, 11, 12, 14) + d(3, 10).
(c) What are the advantages of Quine McClusky minimization technique
over K map ? [4]

3. (a) Define the following terms related to logic families. Mention
typical values for standard TTL family : [8]
(i) Propagation delay
(ii) Fan-out
(iii) VIL, VIH
(iv) Noise margin.
(b) Draw the structure of two input CMOS NAND gate. Explain
its working. [4]
(c) List differences between CMOS and TTL. [4]

Pune University SE Information Technology Digital Electronics & Logic Design exam question paper





__________________
Answered By StudyChaCha Member

Last edited by Aakashd; August 6th, 2018 at 12:08 PM.
Reply With Quote Quick reply to this message
Reply


Reply to this Question / Ask Another Question
Your Username: Click here to log in

Message:
Options

Forum Jump


All times are GMT +6.5. The time now is 03:01 PM.


Powered by vBulletin® Version 3.8.11
Copyright ©2000 - 2020, vBulletin Solutions, Inc.
Search Engine Friendly URLs by vBSEO 3.6.0 PL2

1 2 3 4 5 6 7 8 9