Go Back   2020-2021 StudyChaCha > StudyChaCha Discussion Forum > General Topics





  #1  
Old April 29th, 2014, 10:59 AM
Super Moderator
 
Join Date: Nov 2011
Default Mumbai university BE CS 3rd Sem digital logic design and Application exam Paper

Give me question paper for Mumbai university be in computer science 3rd semester digital logic design and application examination

Here I am giving you question paper for Mumbai university be in computer science 3rd sem digital logic design and application examination in PDF file attached with it ..

1. (a) Convert (47.3)7 TO B~D I Excess- 3 I and1,GrayCode.
(b) Perform the following operation using 2' s complement method
(Ii)
(246) 7 -(435 )10
i
(45) 10 * (23 ) 10
@ Perform the followingoperation with out converting into any other base.
(d) Explain in brief combinational PLD'S.
(e) State Distribution Laws for simplification of Boolean equation and prove it.
2. (a) Obtain HammingCode for the data (1101).Why HammingCode is called as Error Detecting Code (4)
(b ) GivenLogicEquation
~
F = AB+ AC+ C+ AD+ ABC+ A~C
Design K- Map for the given Equation. (4) ."
Express in SOP Eq~ation. (4)
(iii) Minimise and Realise the above equation using NOR gates only. (4)
(iv)Realise the above equation in Standard pas and using NAND gates only. (4)
3.(a) Minimise the following equation using NOR gates only. (5) I
F(W,X,Y.Z) = n M (1.2.3.8.9.1O.f1.14) * d( 7,15)
(b) Provethe follwingequation using BooleanLaws. (5)
(i) (B+A ) ( C+D) (A+ C) ( B+D) =BC+AD
(II) (A.B. A) (A B B) = A8B
@ what is a carry look ahead adder. design 4 bit carry look ahead adder using gates. (5)
(d)A Car manufacturing Company wants to design a logiccct. to allow the car to start only in the following
condition (5)

only when driver and front seat co- passenger are sitting with their seat belt on.
if no passenger is sitting and only the driver is sitting with the seat belt on.
.4.(a) (i) Implementthe following expression using only one 8 : I Mux. and few gates. (5)
F =~m (0,1,3,4,5,7,9,10,1£,13,15) I
(ii) ImplementthefollowingexpresJionusingonlyone4 : 1Mux.andfewgates. (5)
F=~m (0,1,2,3,6, 7,9,10,13;15)
(b) Using the Quine Mc Cluskey Method minimization technique simplify
F = ~m ( 1,2,6,8,10,11,14,15) + d (5,9)

Mumbai university BE CS 3rd Sem digital logic design and Application exam Paper




Mumbai university BE CS 3rd Sem digital logic design and Application exam Paper



Last edited by Aakashd; March 8th, 2020 at 02:26 PM.
Reply With Quote
Other Discussions related to this topic
Thread
VTU Logic Design Lab Manual 3rd SEM
Mumbai University B.E in Electronics Engineering 5th Sem Digital Communication and Co
Mumbai University B.E. IT 3rd Sem, GUI and DBMS Exam paper
Mumbai University BE IT 4th sem microprocessors and microcontrollers Exam Paper
Mumbai University, B.E in Computer Science, 4th Sem., Analog and Digital Communicatio
WBUT EE 4th Sem Digital Electronics And Integrated Circuit Exam paper
GTU ECE 3rd Sem Digital Logic Design Exam Previous Years Question Papers
JNTU, B.Tech In Computer Science and Engineering Digital Logic Design previous years
Pune University SE Information Technology Digital Electronics & Logic Design
MU BE ECE 3rd Sem previous years question papers of Digital System Design-I
Cochin University IT 3rd Sem Digital Circuits and Logic Design Question Papers
Meteor Institute of Digital Design Studies, Mumbai
PTU ECE Digital Electronics Exam Question paper
Cochin University B.Tech CSE 6th Sem Digital Signal Processing Exam paper
Mumbai University, BE 1st Sem Applied Physics-I Exam paper
DOEACC C Level Logic and Functional Programming Exam paper
Mumbai University B.E EE 5th Sem Linear Integrated Circuits and Design Exam Paper
Gujarat Technological University, Computer Engineering, 3rd Sem, Digital Logic Design
MKU M.Sc Physics, Digital Electronics And Microprocessors Exam paper
GATE Questions on Digital Logic






  #2  
Old January 30th, 2015, 11:02 AM
Super Moderator
 
Join Date: Apr 2013
Default Re: Mumbai university BE CS 3rd Sem digital logic design and Application exam Paper

As per your request here I am sharing a Mumbai university BE CS 3rd Sem digital logic design and Application exam Paper

The syllabus contains the following:
Boolean algebra
Analysis and design of combinational logic
Sequential logic
Programmable logic devices
CAD tools

Total mark of the paper is 100.

Mumbai university BE CS 3rd Sem digital logic design and
Application exam Paper


__________________
Answered By StudyChaCha Member
Reply With Quote
Reply


Reply to this Question / Ask Another Question
Your Username: Click here to log in

Message:
Options



All times are GMT +6.5. The time now is 11:00 PM.


Powered by vBulletin® Version 3.8.11
Copyright ©2000 - 2020, vBulletin Solutions, Inc.
Search Engine Friendly URLs by vBSEO 3.6.0 PL2

1 2 3 4 5 6 7 8