Other Discussions related to this topic  
Thread  
Common Entrance Examination for Design question papers of previous years PDF  
JNTU, B.Tech In Computer Science and Engineering Digital Logic Design previous years  
Pune University SE Information Technology Digital Electronics & Logic Design  
MU B.E. IT, 4th SEM previous years question papers Networking Technology for Digital  
Mumbai university BE CS 3rd Sem digital logic design and Application exam Paper  
MU BE ECE 3rd Sem previous years question papers of Digital System DesignI  
IETE AMIETEET(Old Scheme) Analog & Digital Electronics previous years question paper  
Cochin University IT 3rd Sem Digital Circuits and Logic Design Question Papers  
Previous years question papers of AAI ATC exam  
MAT Exam Previous Years Question Papers  
SSC Exam Previous years Question Papers  
Previous Years Question Papers of IFS exam  
RRB ASM Exam Previous Years Question Papers  
Common Entrance Examination for Design question papers of previous years  
XAT Exam Previous Years Question Papers  
Gujarat Technological University, Computer Engineering, 3rd Sem, Digital Logic Design  
National Institute of Design question papers of previous years  
CDS Exam Previous Years Question Papers  
MHT CET Exam Previous Years Question Papers  
6th Semester Previous Years Question Papers of Digital Signal Processing 
#2
 
 
Re: GTU ECE 3rd Sem Digital Logic Design Exam Previous Years Question Papers
As you want I am providing Gujarat Technological University Electronics and Communication Engineering 3rd Sem Digital Logic Design Paper Q.1 (a) Convert the following Numbers as directed: (1) (52)10 = ( )2 (2) (101001011)2 = ( )10 (3) (11101110) 2 = ( )8 (4) (68)10 = ( )16 07 (b) Reduce the expression: (1) A+B(AC+(B+C’)D) (2) (A+(BC)’)’(AB’+ABC) 07 Q.2 (a) Simplify the Boolean function: (1)F(w,x,y,z) = ∑ (0,1,2,4,5,6,8,9,12,13,14) (2)F(w,x,y) = ∑ (0,1,3,4,5,7) 07 (b) Explain with figures how NAND gate and NOR gate can be used as Universal gate. 07 OR (b) Simplify the Boolean function: (1) F = A’B’C’+B’CD’+A’BCD’+AB’C’ (2) F =A’B’D’+A’CD+A’BC d=A’BC’D+ACD+AB’D’ Where “d ” indicates Don’t care conditions. 07 Q.3 (a) With logic diagram and truth table explain the working of 3 to 8 line decoder. 07 (b) With logic diagram and truth table explain the working JK Flipflop.Also obtain its characteristic equation. How JK flipflop is the refinement of RS flipflop? 07 OR Q.3 (a) Design a counter with the following binary sequence: 0, 4,2,1,6 and repeat. Use JK flipflops 07 (b) With logic diagram and function table explain the operation of 4 to 1 line multiplexer. 07 Q.4 (a) What is the function of shift register? With the help of simple diagram explain its working. With block diagram and timing diagram explain the serial transfer of information from register A to register B. 07 (b) With respect to Register Transfer logic, explain Interregister Transfer with necessary diagrams. 07 OR Q.4 (a) With logic diagram explain the operation of 4 bit binary ripple counter. Explain the count sequence. How up counter can be converted into down counter? 07 (b) Prepare a detailed note on: Instruction Codes. 07 Q.5 (a) What is scratchpad memory? With diagram explain the working of a processor unit employing a scratchpad memory. 07 (b) Briefly explain control organization. With diagram explain control logic with one flipflop per state. 07 OR Q.5 (a) Draw the block diagram of a processor unit with control variables and explain its operation briefly. 07 (b) With simple diagram explain the working of control logic with sequence register and decoder. 07
__________________ Answered By StudyChaCha Member 
#3
 
 
Quote:
